Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test architecture for die to die interconnect for three dimensional integrated circuits

Test architecture for die to die interconnect for three dimensional integrated circuits

US Patent 11257560 · Granted Feb 22, 2022

Estimated economic value: $16,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for isolating faults in die-to-die interconnects2025
Executing services across multiple trusted domains for data analysis2025
Modifying data pipeline based on services executing across multiple trusted doma2025
Device under test synchronization with automated test equipment check cycle2024
Testable time-to-digital converter2024
Verification of in-situ network telemetry data in a packet-switched network2024
Using scan chains to read out data from integrated sensors during scan tests2024
Intelligent user interface element selection using eye-gaze2024
Deterministic data latency in serializer/deserializer-based design for test syst2024
Subnet-based device allocation with geofenced attestation2023
Verification of in-situ network telemetry data in a packet-switched network2023
High-speed functional protocol based test and debug2023