Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deterministic data latency in serializer/deserializer-based design for test systems

Deterministic data latency in serializer/deserializer-based design for test systems

US Patent 11860751 · Granted Jan 2, 2024

Estimated economic value: $66,962,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically configurable system-on-chip network2025
Signal integrity monitoring system2025
Device under test synchronization with automated test equipment check cycle2024
Device under test synchronization with automated test equipment check cycle2024
Device under test synchronization with automated test equipment check cycle2024
Testable time-to-digital converter2024
Using scan chains to read out data from integrated sensors during scan tests2024
High-speed functional protocol based test and debug2023
High-speed functional protocol based test and debug2023
High-speed functional protocol based test and debug2023
Packetized power-on-self-test controller for built-in self-test2023
Packetized power-on-self-test controller for built-in self-test2023