| 11860751 |
Deterministic data latency in serializer/deserializer-based design for test systems |
Abhijeet Samudra, Anubhav Sinha, Luis M. Cruz, Milin Kaushik Raijada, Ramalingam Kolisetti +3 more |
2024-01-02 |
| 11662383 |
High-speed functional protocol based test and debug |
Anubhav Sinha, Brian Archer, Abhijeet Samudra, Kranthi Kandula, Amit Kapatkar +2 more |
2023-05-30 |
| 10152566 |
Constraint based bit-stream compression in hardware for programmable devices |
Bo Zhou |
2018-12-11 |
| 9898561 |
Behavioral simulation model for clock-data recovery phase-locked loop |
Bo Zhou |
2018-02-20 |
| 7539957 |
Automatic test pattern generation tool with feedback path capabilities for testing circuits with repeating blocks |
— |
2009-05-26 |
| 7024327 |
Techniques for automatically generating tests for programmable circuits |
Jayabrata Ghosh Dastidar, Adam Wright, Hung Hing Anthony Pang, Binh Vo, Paul Tracy +1 more |
2006-04-04 |