Home › Hybrid on-chip clock controller techniques for facilitating at-speed scan testing and scan architecture support

Hybrid on-chip clock controller techniques for facilitating at-speed scan testing and scan architecture support

US Patent 9500706 · Granted Nov 22, 2016

Estimated economic value: $127,672,000 ⓘ

Assignee