Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for measuring thermal resistance of semiconductor packages and materials

Technique for measuring thermal resistance of semiconductor packages and materials

US Patent 5302022 · Granted Apr 12, 1994

Estimated economic value: $3,677,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polysaccharide carbon nanogels and anticoagulants and antioxidants comprising th2023
Chip package and manufacturing method thereof2020
Chip package and manufacturing method thereof2019
Package structure of a microphone2011
Cap package for micro electro-mechanical system2009
Printed circuit board layout to minimize the clock delay caused by mismatch in l2000
Printed circuit board layout to minimize the clock delay caused by mismatch in l1998
Multi-layered, integrated circuit package having reduced parasitic noise charact1997
Multi-layered, integrated circuit package having reduced parasitic noise charact1997
Package structure and method for reducing bond wire inductance1994
High performance package using high dielectric constant materials for power/grou1994
Apparatus for bonding a semiconductor die to a package using a gold/silicon pref1993