Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-layered, integrated circuit package having reduced parasitic noise characteristics

Multi-layered, integrated circuit package having reduced parasitic noise characteristics

US Patent 5641988 · Granted Jun 24, 1997

Estimated economic value: $5,655,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Floating cradle patient table with multi-modality imaging capability2025
Polysaccharide carbon nanogels and anticoagulants and antioxidants comprising th2023
Chip package and manufacturing method thereof2020
Chip package and manufacturing method thereof2019
Headrest for automobile having speakers2018
Steering wheel for automobile2018
Console for automobile2017
Semiconductor device and manufacturing method thereof2011
Package structure of a microphone2011
Cap package for micro electro-mechanical system2009
Printed circuit board layout to minimize the clock delay caused by mismatch in l2000
Mold flow regulating dam ring1999