Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to reduce defects in interconnects between semiconductor dies and package substrates

Methods and apparatus to reduce defects in interconnects between semiconductor dies and package substrates

US Patent 12341117 · Granted Jun 24, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Die bonding tool with tiltable bond head for improved bonding and methods for pe2025
BGA stiffener attachment with low Eolife adhesive strength at high solder joint 2025
Solder interconnect hierarchy for heterogeneous electronic device packaging2025
Solder interconnect hierarchy for heterogeneous electronic device packaging2025
First layer interconnect first on carrier approach for EMIB patch2025
First layer interconnect first on carrier approach for EMIB patch2025
Position controlled waveguides and methods of manufacturing the same2025
Electroless plating process2025
Microelectronics package comprising a package-on-package (PoP) architecture with2025
Protruding SN substrate features for epoxy flow control2025
Omni directional interconnect with magnetic fillers in mold matrix2025
Omni directional interconnect with magnetic fillers in mold matrix2025