Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate-cut and separation techniques for enabling independent gate control of stacked transistors

Gate-cut and separation techniques for enabling independent gate control of stacked transistors

US Patent 12336294 · Granted Jun 17, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced capacitance between power via bar and gates2025
Direct backside self-aligned contact2025
Backside self aligned skip via2025
Support dielectric fin to prevent gate flop-over in nanosheet transistors2025
Stacked transistors having self aligned backside contact with backside replaceme2025
Airgap spacer for power via2025
Self-aligned contact (SAC) in nanosheet transistors2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
Interconnect structure including patterned metal lines2025
Integratead wet clean for bevel treatments2025
Enhanced linerless vias2025
Early backside first power delivery network2025