Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Package stacking using chip to wafer bonding

Package stacking using chip to wafer bonding

US Patent 11955462 · Granted Apr 9, 2024

Estimated economic value: $27,197,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Glass core substrate printed circuit board for warpage reduction2025
Integrated circuit package redistribution layers with metal-insulator-metal (MIM2025
Buried power rails integrated with decoupling capacitance2025
Bare-die smart bridge connected with copper pillars for system-in-package appara2025
Bare-die smart bridge connected with copper pillars for system-in-package appara2025
Method to implement wafer-level chip-scale packages with grounded conformal shie2025
Semiconductor dies and devices with frontside and backside coils for inductive c2025
Microelectronic assemblies having topside power delivery structures2025
Semiconductor apparatuses with radio-frequency line elements, and associated man2025
Semiconductor dies and devices with a coil for inductive coupling2025
Bare-die smart bridge connected with copper pillars for system-in-package appara2025
Bare-die smart bridge connected with copper pillars for system-in-package appara2025