Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Block family-based error avoidance for memory devices

Block family-based error avoidance for memory devices

US Patent 11886726 · Granted Jan 30, 2024

Estimated economic value: $12,191,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trim setting determination on a memory device2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Iterative bit flip decoding utilizing different bit flip states2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Multiple-pass programming of memory cells using temporary parity generation2025
Multiple-pass programming of memory cells using temporary parity generation2025
Tracking and refreshing state metrics in memory sub-systems2025
Tracking and refreshing state metrics in memory sub-systems2025