Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Capacitance reduction for semiconductor devices based on wafer bonding

Capacitance reduction for semiconductor devices based on wafer bonding

US Patent 11798838 · Granted Oct 24, 2023

Estimated economic value: $20,059,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Gate-all-around integrated circuit structures having necked feature2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Subtractively patterned interconnect structures for integrated circuits2025
Integrated circuit structures having ultra-high conductivity global routing2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Fin shaping and integrated circuit structures resulting therefrom2025
Integrated circuit structure with filled recesses2025
Bilayer memory stacking with computer logic circuits shared between bottom and t2025
Backend memory with air gaps in upper metal layers2025