Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Formal gated clock conversion for field programmable gate array (FPGA) synthesis

Formal gated clock conversion for field programmable gate array (FPGA) synthesis

US Patent 11526641 · Granted Dec 13, 2022

Estimated economic value: $83,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reset domain crossing detection and simulation2024
Apparatuses and methods for accurate and efficient clock domain and reset domain2020
Apparatuses and methods for accurate and efficient clock domain and reset domain2020
Concurrent formal verification of logic synthesis2020
Formal clock network analysis, visualization, verification and generation2020
Snow sport equipment waxing device and method2020
System and method for managing and composing verification engines2019
Accurate glitch detection2017
Snow sport equipment waxing device and method2017
System and method for reactive initialization based formal verification of elect2017
System and method for reducing power of a circuit using critical signal analysis2016
Reducing x-pessimism in gate-level simulation and verification2014