Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing x-pessimism in gate-level simulation and verification

Reducing x-pessimism in gate-level simulation and verification

US Patent 8650513 · Granted Feb 11, 2014

Estimated economic value: $10,024,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solving multiple array problems interacting with each other in constraint solvin2025
High speed, low hardware footprint waveform2023
Logic simulation of circuit designs using on-the-fly bit reduction for constrain2023
Formal gated clock conversion for field programmable gate array (FPGA) synthesis2022
Bit-level learning for word-level constraint solving2022
High speed, low hardware footprint waveform2021
Multi-dimensional constraint solver using modified relaxation process2020
Concurrent formal verification of logic synthesis2020
Optimizing constraint solving by rewriting at least one bit-slice constraint2019
Optimizing constraint solving by rewriting at least one modulo constraint2015
Abstraction-based livelock/deadlock checking for hardware verification2012
Method and apparatus for simulating behavioral constructs using indeterminate va2012