Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Solving multiple array problems interacting with each other in constraint solving for functional verification of logic designs

Solving multiple array problems interacting with each other in constraint solving for functional verification of logic designs

US Patent 12475285 · Granted Nov 18, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Logic simulation of circuit designs using on-the-fly bit reduction for constrain2023
Bit-level learning for word-level constraint solving2022
Bit-level learning for word-level constraint solving2022
Multi-dimensional constraint solver using modified relaxation process2020
Multi-dimensional constraint solver using modified relaxation process2020
Optimizing constraint solving by rewriting at least one bit-slice constraint2019
Optimizing constraint solving by rewriting at least one modulo constraint2015
Reducing x-pessimism in gate-level simulation and verification2014
Performing implication and decision making using multiple value systems during c2013
Abstraction-based livelock/deadlock checking for hardware verification2012
Verification technique including deriving invariants from constraints2012
Adaptive state-to-symbolic transformation in a canonical representation2012