Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and methods for accurate and efficient clock domain and reset domain verification with register transfer level memory inference

Apparatuses and methods for accurate and efficient clock domain and reset domain verification with register transfer level memory inference

US Patent 10878153 · Granted Dec 29, 2020

Estimated economic value: $121,145,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-power static signoff verification from within an implementation tool2024
Reset domain crossing detection and simulation2024
Implementing and verifying safety measures in a system design based on safety sp2023
Formal gated clock conversion for field programmable gate array (FPGA) synthesis2022
Formal gated clock conversion for field programmable gate array (FPGA) synthesis2022
Machine learning (ML)-based static verification for derived hardware-design elem2022
State table complexity reduction in a hierarchical verification flow2022
Voltage reconciliation in multi-level power managed systems2020
Snow sport equipment waxing device and method2020
System and method for managing and composing verification engines2019
Verification of circuit structures including sub-structure variants2018
Accurate glitch detection2017