Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabrication of high density logic and memory for advanced circuit architecture

Method for fabrication of high density logic and memory for advanced circuit architecture

US Patent 11177250 · Granted Nov 16, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D isolation of a segmentated 3D nanosheet channel region2025
3D isolation of a segmentated 3D nanosheet channel region2025
3D advanced transistor architecture integrated with source/drain spider design2025
3D hybrid memory using horizontally oriented conductive dielectric channel regio2025
High performance 3D compact transistor architecture2025
3D horizontal DRAM with in-situ bridge2025
Three-dimensional plurality of N horizontal memory cells with enhanced high perf2025
In-situ lithography pattern enhancement with localized stress treatment tuning u2025
Vertical transistors and methods for forming the same2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Compact 3D design and connections with optimum 3D transistor stacking2025