Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance 3D compact transistor architecture

High performance 3D compact transistor architecture

US Patent 12495604 · Granted Dec 9, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D isolation of a segmentated 3D nanosheet channel region2025
3D isolation of a segmentated 3D nanosheet channel region2025
3D isolation of a segmentated 3D nanosheet channel region2025
3D isolation of a segmentated 3D nanosheet channel region2025
3D advanced transistor architecture integrated with source/drain spider design2025
3D advanced transistor architecture integrated with source/drain spider design2025
3D hybrid memory using horizontally oriented conductive dielectric channel regio2025
3D hybrid memory using horizontally oriented conductive dielectric channel regio2025
3D horizontal DRAM with in-situ bridge2025
3D horizontal DRAM with in-situ bridge2025
Three-dimensional plurality of N horizontal memory cells with enhanced high perf2025
Three-dimensional plurality of N horizontal memory cells with enhanced high perf2025