Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for gettering impurities in semiconductors

Methods and apparatus for gettering impurities in semiconductors

US Patent 10937665 · Granted Mar 2, 2021

Estimated economic value: $34,569,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Gate-all-around integrated circuit structures having necked feature2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures having ultra-high conductivity global routing2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Fin shaping and integrated circuit structures resulting therefrom2025
Low germanium, high boron silicon rich capping layer for PMOS contact resistance2025
Gate-to-gate isolation for stacked transistor architecture via selective dielect2025
Device, method and system to provide a stressed channel of a transistor2025