Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device with mitigated local layout effects

Semiconductor device with mitigated local layout effects

US Patent 10892181 · Granted Jan 12, 2021

Estimated economic value: $3,912,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced capacitance between power via bar and gates2025
Dielectric tuning of negative capacitance in dual channel field effect transisto2025
Backside self aligned skip via2025
Enhanced linerless vias2025
Source/drain contact at tight cell boundary2025
Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Wrap around metal via structure2025
Semiconductor device having hybrid middle of line contacts2025
Vertical transport field effect transistor (VTFET) with backside wraparound cont2025
Integration of nanosheets with bottom dielectric isolation and ideal diode2025
Bottom contact with self-aligned spacer for stacked semiconductor devices2025