Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-tier memory device with through-stack peripheral contact via structures and method of making thereof

Multi-tier memory device with through-stack peripheral contact via structures and method of making thereof

US Patent 10269620 · Granted Apr 23, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Keyboard folio2025
Three-dimensional memory device including laterally separated source lines and m2025
Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Three-dimensional memory device containing memory opening monitoring area and me2025
X-direction divided sub-block mode in NAND2025
Three-dimensional nor array and method of making the same2025
Three-dimensional memory device with finned support pillar structures and method2025
Three-dimensional memory device with finned support pillar structures and method2025
Three-dimensional memory device with separated contact regions2025
Field effect transistors with gate fins and method of making the same2025
Semiconductor wafer configured for single touch-down testing2025