{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Partial spacer for increasing self aligned contact process margins", "item": "https://www.patentleaderboard.com/patent/10083865"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partial spacer for increasing self aligned contact process margins

Partial spacer for increasing self aligned contact process margins

US Patent 10083865 · Granted Sep 25, 2018

Estimated economic value: $2,527,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backside contacts for signal routing2025
Reduced capacitance between power via bar and gates2025
Dielectric tuning of negative capacitance in dual channel field effect transisto2025
Backside self aligned skip via2025
Source/drain contact at tight cell boundary2025
Subtractive source drain contact for stacked devices2025
Wrap around metal via structure2025
Vertical transport field effect transistor (VTFET) with backside wraparound cont2025
Wraparound contact with reduced distance to channel2025
Method and structure of forming independent contact for staggered CFET2025
Pass-through wiring in notched interconnect2025
Method and structure of forming sidewall contact for stacked FET2025