Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure of forming sidewall contact for stacked FET

Method and structure of forming sidewall contact for stacked FET

US Patent 12412829 · Granted Sep 9, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct backside self-aligned contact2025
Support dielectric fin to prevent gate flop-over in nanosheet transistors2025
Stacked transistors having self aligned backside contact with backside replaceme2025
Self-aligned contact (SAC) in nanosheet transistors2025
Interconnect structure including patterned metal lines2025
Enhanced linerless vias2025
Enhanced linerless vias2025
Subtractive source drain contact for stacked devices2025
Liner-less via contact2025
Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Semiconductor structure with backside metallization layers2025
Vertical field effect transistor with minimal contact to gate erosion2025