| 11194935 |
Method of securing devices used in the internet of things |
Iurii Iuzifovich, Iurii I. Iuzifovich |
2021-12-07 |
| 10853078 |
Method and apparatus for supporting speculative memory optimizations |
Vineeth Mekkat, Mark Dechene, Zhongying Zhang, John W. Faistl, Janghaeng Lee +2 more |
2020-12-01 |
| 10761849 |
Processors, methods, systems, and instruction conversion modules for instructions with compact instruction encodings due to use of context of a prior instruction |
Ching-Tsun Chou, Tyler Sondag |
2020-09-01 |
| 10540178 |
Eliminating redundant stores using a protection designator and a clear designator |
Vineeth Mekkat, Youfeng Wu, Sebastian Winkel |
2020-01-21 |
| 10120686 |
Eliminating redundant store instructions from execution while maintaining total store order |
Vineeth Mekkat, Ching-Tsun Chou, Youfeng Wu |
2018-11-06 |
| 9996356 |
Method and apparatus for recovering from bad store-to-load forwarding in an out-of-order processor |
Vineeth Mekkat, Jason M. Agron, Ethan Schuchman, Sebastian Winkel, Youfeng Wu +1 more |
2018-06-12 |
| 9727476 |
2-D gather instruction and a 2-D cache |
Boris Ginzburg |
2017-08-08 |
| 9710389 |
Method and apparatus for memory aliasing detection in an out-of-order instruction execution platform |
Sumit Ahuja, Polychronis Xekalakis, Yongjun Park, Vineeth Mekkat, Igor Yanover +2 more |
2017-07-18 |
| 9001138 |
2-D gather instruction and a 2-D cache |
Boris Ginzburg |
2015-04-07 |
| 8806101 |
Metaphysical address space for holding lossy metadata in hardware |
Gad Sheaffer, Shlomo Raikin, Vadim Bassin, Raanan Sade, Ehud Cohen |
2014-08-12 |
| 8799582 |
Extending cache coherency protocols to support locally buffered data |
Gad Sheaffer, Shlomo Raikin, Vadim Bassin, Raanan Sade, Ehud Cohen |
2014-08-05 |
| 8769212 |
Memory model for hardware attributes within a transactional memory system |
Gad Sheaffer, Shlomo Raikin, Vadim Bassin, Ehud Cohen |
2014-07-01 |
| 8688917 |
Read and write monitoring attributes in transactional memory (TM) systems |
Gad Sheaffer, Shlomo Raikin, Vadim Bassin, Raanan Sade, Ehud Cohen |
2014-04-01 |
| 8627014 |
Memory model for hardware attributes within a transactional memory system |
Gad Sheaffer, Shlomo Raikin, Vadim Bassin, Ehud Cohen |
2014-01-07 |
| 8627017 |
Read and write monitoring attributes in transactional memory (TM) systems |
Gad Sheaffer, Shlomo Raikin, Vadim Bassin, Raanan Sade, Ehud Cohen |
2014-01-07 |
| 8352683 |
Method and system to reduce the power consumption of a memory device |
Ehud Cohen, Raanan Sade, Stanislav Shwartsman |
2013-01-08 |
| 8271732 |
System and method to reduce power consumption by partially disabling cache memory |
Ehud Cohen, Raanan Sade, Stanislav Shwartsman |
2012-09-18 |