| 12314100 |
Automatic vent for SSD cooling enhancement |
Yanbing Sun, Xiaoguo Liang, Haifeng Gong |
2025-05-27 |
| 11917790 |
Thermal control for processor-based devices |
Prabhakar Subrahmanyam, Casey Winkel, Yingqiong Bu, Yuehong Fan, Yi Xia +1 more |
2024-02-27 |
| 11789506 |
Automatic vent for SSD cooling enhancement |
Yanbing Sun, Xiaoguo Liang, Haifeng Gong |
2023-10-17 |
| 11194372 |
Automatic vent for SSD cooling enhancement |
Yanbing Sun, Xiaoguo Liang, Haifeng Gong |
2021-12-07 |
| 10528473 |
Disabling cache portions during low voltage operations |
Christopher B. Wilkerson, Muhammad M. Khellah, Vivek K. De, Jaume Abella, Javier Carretero Casado +3 more |
2020-01-07 |
| 10317961 |
Electronic device having a bimetallic material |
Yanbing Sun |
2019-06-11 |
| 9857848 |
Control mechanism and method for a hybrid hinge for electronic devices |
Xiaoguo Liang, Cheng Feng, Jiancheng Tao, Hong W. Wong, Zhi Wei |
2018-01-02 |
| 9823702 |
Electronic device having a detachable tablet |
Michael T. Crocker, Xiaofeng Sheng, Alan W. Tate, Shanjun Deng, Kapil Kane +2 more |
2017-11-21 |
| 9720484 |
Apparatus and method to reduce memory power consumption by inverting data |
Chris Wilkerson, Greg Taylor, Randy J. Aksamit, James W. Tschanz |
2017-08-01 |
| 9678878 |
Disabling cache portions during low voltage operations |
Christopher B. Wilkerson, Muhammad M. Khellah, Vivek K. De, Jaume Abella, Javier Carretero Casado +3 more |
2017-06-13 |
| 9658660 |
Electronic device having a bimetallic material |
Yanbing Sun |
2017-05-23 |
| 9198312 |
Automatic hinge locking assembly for electronic device |
Shanjun Deng, Xiaofeng Sheng |
2015-11-24 |
| 9015507 |
Memory data inversion for reducing power consumption |
Chris Wilkerson, Greg Taylor, Randy J. Aksamit, James W. Tschanz |
2015-04-21 |
| 8589706 |
Data inversion based approaches for reducing memory power consumption |
Chris Wilkerson, Greg Taylor, Randy J. Aksamit, James W. Tschanz |
2013-11-19 |
| 8294858 |
Integrated photovoltaic cell for display device |
Benjie N. Limketkai, Ian A. Young |
2012-10-23 |
| 8291168 |
Disabling cache portions during low voltage operations |
Christopher B. Wilkerson, Muhammad M. Khellah, Vivek K. De, Jaume Abella, Javier Carretero Casado +3 more |
2012-10-16 |
| 8103830 |
Disabling cache portions during low voltage operations |
Christopher B. Wilkerson, Muhammad M. Khellah, Vivek K. De, Jaume Abella, Javier Carretero Casado +3 more |
2012-01-24 |
| 7818642 |
Hierarchical test response compaction for a plurality of logic blocks |
Kee Sup Kim, Avi Kovacs |
2010-10-19 |
| 7734972 |
Common test logic for multiple operation modes |
Talal K. Jaber, David M. Wu |
2010-06-08 |
| 7523371 |
System and shadow bistable circuits coupled to output joining circuit |
Subhasish Mitra, Kee Sup Kim |
2009-04-21 |
| 7373572 |
System pulse latch and shadow pulse latch coupled to output joining circuit |
Tak M. Mak, Subhasish Mitra, Paul E. Shipley |
2008-05-13 |
| 7278074 |
System and shadow circuits with output joining circuit |
Subhasish Mitra, Tak M. Mak, Quan Shi, Kee Sup Kim |
2007-10-02 |
| 7278076 |
System and scanout circuits with error resilience circuit |
Subhasish Mitra, Tak M. Mak, Victor Zia |
2007-10-02 |