Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Disabling cache portions during low voltage operations

Disabling cache portions during low voltage operations

US Patent 9678878 · Granted Jun 13, 2017

Estimated economic value: $8,497,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM with P-type access transistors and complementary field-effect transistor te2025
Automatic vent for SSD cooling enhancement2025
In-situ detection of anomalies in integrated circuits using machine learning mod2025
Random swap injection2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
3D stack of split graphics processing logic dies2025
Circuits and methods for supply voltage detection and timing monitoring2025
Apparatus and method for approximate trilinear interpolation for scene reconstru2025
Ferroelectric memory chiplet in a multi-dimensional packaging with I/O switch em2024
Ferroelectric memory chiplet in a multi-dimensional packaging2024
Method and apparatus for heuristic-based power gating of non-CMOS logic and CMOS2024
Method and apparatus for managing power in a multi-dimensional packaging2024