| 12277002 |
Low-latency retimer with seamless clock switchover |
Jitendra Mohan, Subbarao Arumilli, Charan Enugala, Chi Feng, Ken (Keqin) Han +4 more |
2025-04-15 |
| 12143288 |
Low-latency signaling-link retimer |
Casey Morrison, Enrique Musoll, Jitendra Mohan, Pulkit Khandelwal, Subbarao Arumilli +4 more |
2024-11-12 |
| 11853115 |
Low-latency retimer with seamless clock switchover |
Jitendra Mohan, Subbarao Arumilli, Charan Enugala, Chi Feng, Ken (Keqin) Han +4 more |
2023-12-26 |
| 11487317 |
Low-latency retimer with seamless clock switchover |
Jitendra Mohan, Subbarao Arumilli, Charan Enugala, Chi Feng, Ken (Keqin) Han +4 more |
2022-11-01 |
| 11327913 |
Configurable-aggregation retimer with media-dedicated controllers |
Casey Morrison, Charan Enugala, Chi Feng, Enrique Musoll, Jitendra Mohan +4 more |
2022-05-10 |
| 11258696 |
Low-latency signaling-link retimer |
Casey Morrison, Enrique Musoll, Jitendra Mohan, Pulkit Khandelwal, Subbarao Arumilli +4 more |
2022-02-22 |
| 11150687 |
Low-latency retimer with seamless clock switchover |
Jitendra Mohan, Subbarao Arumilli, Charan Enugala, Chi Feng, Ken (Keqin) Han +4 more |
2021-10-19 |
| 10198389 |
Baseboard interconnection device, system and method |
Amir H. Motamedi, Nikhil Jayakumar, Bhagavathi R. Mula, Vasant K. Palisetti, Daman Ahluwalia |
2019-02-05 |
| 9443053 |
System for and method of placing clock stations using variable drive-strength clock drivers built out of a smaller subset of base cells for hybrid tree-mesh clock distribution networks |
Nikhil Jayakumar, Vasant K. Palisetti, Bhagavati R. Mula, Daman Ahluwalia, Amir H. Motamedi |
2016-09-13 |
| 9390209 |
System for and method of combining CMOS inverters of multiple drive strengths to create tune-able clock inverters of variable drive strengths in hybrid tree-mesh clock distribution networks |
Nikhil Jayakumar, Vasant K. Palisetti, Bhagavati R. Mula, Daman Ahluwalia, Amir H. Motamedi |
2016-07-12 |
| 9305129 |
System for and method of tuning clock networks constructed using variable drive-strength clock inverters with variable drive-strength clock drivers built out of a smaller subset of base cells |
Nikhil Jayakumar, Vasant K. Palisetti, Bhagavati R. Mula, Daman Ahluwalia, Amir H. Motamedi |
2016-04-05 |
| 9098664 |
Integrated circuit optimization |
Khalil Siddiqui |
2015-08-04 |
| 8683416 |
Integrated circuit optimization |
Khalil Siddiqui |
2014-03-25 |
| 7299433 |
Timing analysis apparatus, systems, and methods |
Manuel S. Clement, Sadiq Mohiuddin |
2007-11-20 |