| 12333357 |
Memory bit cell for in-memory computation |
Ajay Bhatia, Michael R. Seningen, Greg M. Hess, Siddhesh Gaiki |
2025-06-17 |
| 11755050 |
Adaptive current mirror circuit for current shaping with temperature |
Mohammad Kazemi |
2023-09-12 |
| 11688437 |
Amplifier offset cancelation |
Shawn Searles, Jaemyung Lim, Jacek Wiatrowski |
2023-06-27 |
| 10812081 |
Output signal control during retention mode operation |
Michael R. Seningen |
2020-10-20 |
| 10340900 |
Sense amplifier flip-flop with embedded scan logic and level shifting functionality |
Amrinder S. Barn, Bo Zhao |
2019-07-02 |
| 9792979 |
Process, voltage, and temperature tracking SRAM retention voltage regulator |
— |
2017-10-17 |
| 9529533 |
Power grid segmentation for memory arrays |
Naveen Javarappa, Ajay Bhatia, Greg M. Hess |
2016-12-27 |
| 9412469 |
Weak bit detection using on-die voltage modulation |
Michael R. Seningen, Edward M. McCombs |
2016-08-09 |
| 9411391 |
Multistage low leakage address decoder using multiple power modes |
Ajay Bhatia |
2016-08-09 |
| 9411392 |
Global write driver for memory array structure |
Ajay Bhatia |
2016-08-09 |
| 9189052 |
Voltage regulation for data retention in a volatile memory |
Ajay Bhatia |
2015-11-17 |
| 8947967 |
Shared integrated sleep mode regulator for SRAM memory |
Stephen Greenwood, Bruce A. Doyle |
2015-02-03 |
| 8832508 |
Apparatus and methods for testing writability and readability of memory cell arrays |
Carson D. Henrion |
2014-09-09 |
| 8509017 |
Memory device and related operating methods |
— |
2013-08-13 |
| 8385140 |
Memory elements having shared selection signals |
Carson D. Henrion |
2013-02-26 |
| 7724578 |
Sensing device for floating body cell memory and method thereof |
John Wuu, Donald R. Weiss |
2010-05-25 |