Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multistage low leakage address decoder using multiple power modes

Multistage low leakage address decoder using multiple power modes

US Patent 9411391 · Granted Aug 9, 2016

Estimated economic value: $44,625,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock-free serialization of asynchronous signals2025
Performing multiple bit computation and convolution in memory2025
Memory bit cell for in-memory computation2025
Memory bit cell for in-memory computation2025
Power loss reduction in data storage arrays2025
Performing multiple bit computation and convolution in memory2024
Hybrid pulse/two-stage data latch2024
Adaptive current mirror circuit for current shaping with temperature2023
Amplifier offset cancelation2023
Power down detection for non-destructive isolation signal generation2023
Flip-flop circuit with glitch protection2022
Low voltage clock swing tolerant sequential circuits for dynamic power savings2022