Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and methods for testing writability and readability of memory cell arrays

Apparatus and methods for testing writability and readability of memory cell arrays

US Patent 8832508 · Granted Sep 9, 2014

Estimated economic value: $2,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory bit cell for in-memory computation2025
Adaptive current mirror circuit for current shaping with temperature2023
Amplifier offset cancelation2023
Staged bitline precharge2022
Output signal control during retention mode operation2020
Sense amplifier flip-flop with embedded scan logic and level shifting functional2019
Predictive multistage comparison for associative memory2018
Process, voltage, and temperature tracking SRAM retention voltage regulator2017
Power grid segmentation for memory arrays2016
Multistage low leakage address decoder using multiple power modes2016
Global write driver for memory array structure2016
Weak bit detection using on-die voltage modulation2016