| 11386020 |
Programmable device having a data processing engine (DPE) array |
Matthew H. Klein, Goran H K Bilski, Juan J. Noguera Serra, Sridhar Subramanian, Tim Tuan |
2022-07-12 |
| 10969433 |
Method to compress responses of automatic test pattern generation (ATPG) vectors into an on-chip multiple-input shift register (MISR) |
Rambabu Nerukonda, Aaron K. Mathew |
2021-04-06 |
| 10234505 |
Clock generation for integrated circuit testing |
Banadappa Shivaray, Alex S. Warshofsky, Pranjal Chauhan |
2019-03-19 |
| 9600018 |
Clock stoppage in integrated circuits with multiple asynchronous clock domains |
Amitava Majumdar, Balakrishna Jayadev |
2017-03-21 |
| 8890562 |
At-speed testing of multi-die integrated circuits |
— |
2014-11-18 |
| 8311762 |
Manufacturing test for a programmable integrated circuit implementing a specific user design |
Andrew M. Taylor, Shahin Toutounchi |
2012-11-13 |
| 7958414 |
Enhancing security of internal memory |
Ahmad R. Ansari, Ting Lu |
2011-06-07 |
| 7761755 |
Circuit for and method of testing for faults in a programmable logic device |
Tassanee Payakapan, Shahin Toutounchi |
2010-07-20 |
| 7062427 |
Batch editor for netlists described in a hardware description language |
John Stephen Walther |
2006-06-13 |