| 10671535 |
Stride prefetching across memory pages |
John Kalamatianos, Paul Keltcher, Marius Evers |
2020-06-02 |
| 9058277 |
Dynamic evaluation and reconfiguration of a data prefetcher |
Sharad Dilip Bade, Alok Garg, John Kalamatianos, Paul Keltcher, Marius Evers |
2015-06-16 |
| 8683179 |
Method and apparatus for performing store-to-load forwarding from an interlocking store using an enhanced load/store unit in a processor |
Krishnan V. Ramani, David Hugh McIntyre |
2014-03-25 |
| 7472323 |
Mechanism to stop instruction execution at a microprocessor |
Dale R. Greenley, Senthilkumar Diraviam |
2008-12-30 |
| 7127640 |
On-chip testing of embedded memories using Address Space Identifier bus in SPARC architectures |
Ishwardutt Parulkar |
2006-10-24 |
| 5958041 |
Latency prediction in a pipelined microarchitecture |
Joseph Anthony Petolino, Jr., William L. Lynch, Gary R. Lauterbach |
1999-09-28 |
