{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2021", "item": "https://www.patentleaderboard.com/2021/"}, {"@type": "ListItem", "position": 3, "name": "IBM", "item": "https://www.patentleaderboard.com/2021/company/ibm"}, {"@type": "ListItem", "position": 4, "name": "Brian D. Barrick", "item": "https://www.patentleaderboard.com/2021/inventor/fl:br_ln:barrick-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
BB

Brian D. Barrick — 14 Patents in 2021

IBM: 14 patents #255 of 11,638Top 3%
Pflugerville, TX: #2 of 100 inventorsTop 2%
Texas: #152 of 16,780 inventorsTop 1%
Overall (2021): #4,307 of 548,734Top 1%
14 Patents 2021

Issued Patents 2021

Showing 1–14 of 14 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
11194578 Fused overloaded register file read to enable 2-cycle move from condition register instruction in a microprocessor Steven J. Battle, Joshua W. Bowman, Susan E. Eisen, Brandon Goddard, Cliff Kucharski +2 more 2021-12-07 $3,115,000
11188332 System and handling of register data in processors Steven J. Battle, Salma Ayub, Joshua W. Bowman, Susan E. Eisen, Brandon Goddard +2 more 2021-11-30 $2,996,000
11182164 Pairing issue queues for complex instructions and instruction fusion John B. Griswell, Jr., Dung Q. Nguyen, Brian W. Thompto 2021-11-23 $2,653,000
11163571 Fusion to enhance early address generation of load instructions in a microprocessor Sundeep Chadha, Sheldon B. Levenstein, Phillip G. Williams, Niels Fricke, Dung Q. Nguyen +2 more 2021-11-02 $2,126,000
11144364 Supporting speculative microprocessor instruction execution Steven J. Battle, Brandon Goddard, Dung Q. Nguyen, Joshua W. Bowman, Susan E. Eisen +2 more 2021-10-12 $3,967,000
11138050 Operation of a multi-slice processor implementing a hardware level transfer of an execution thread James Wilson Bishop, Marcy E. Byers, Sundeep Chadha, Cliff Kucharski, Dung Q. Nguyen +2 more 2021-10-05 $5,888,000
11119772 Check pointing of accumulator register results in a microprocessor Steven J. Battle, Susan E. Eisen, Andreas Wagner, Dung Q. Nguyen, Brian W. Thompto +2 more 2021-09-14 $2,674,000
11093282 Register file write using pointers Steven J. Battle, Joshua W. Bowman, Cliff Kucharski, Hung Q. Le, Dung Q. Nguyen +1 more 2021-08-17 $3,119,000
11068267 High bandwidth logical register flush recovery Steven J. Battle, Brandon Goddard, Dung Q. Nguyen, Joshua W. Bowman, Susan E. Eisen +2 more 2021-07-20 $5,541,000
10963380 Cache miss thread balancing Gregory W. Alexander, Thomas W. Fox, Christian Jacobi, Anthony Saporito, Somin Song +1 more 2021-03-30 $6,181,000
10956158 System and handling of register data in processors Steven J. Battle, Khandker N. Adeeb, Joshua W. Bowman, Thao T. Doan, Susan E. Eisen +2 more 2021-03-23 $2,115,000
10949213 Logical register recovery within a processor Steven J. Battle, Salma Ayub, Joshua W. Bowman, Susan E. Eisen, Brandon Goddard +2 more 2021-03-16 $6,230,000
10909034 Issue queue snooping for asynchronous flush and restore of distributed history buffer David R. Terry, Dung Q. Nguyen, Brian W. Thompto, Joshua W. Bowman, Steven J. Battle +2 more 2021-02-02 $8,222,000
10884752 Slice-based allocation history buffer Gregory W. Alexander, Dung Q. Nguyen 2021-01-05 $2,293,000