| 12175181 |
Timing-aware surgical optimization for engineering change order in chip design |
Bon Woong Ku, Nahmsuk Oh |
2024-12-24 |
| 8701074 |
Automatic reduction of modes of electronic circuits for timing analysis |
Subramanyam Sripada |
2014-04-15 |
| 8627262 |
Automatic generation of merged mode constraints for electronic circuits |
Subramanyam Sripada, Sonia Singhal |
2014-01-07 |
| 8607186 |
Automatic verification of merged mode constraints for electronic circuits |
Subramanyam Sripada, Sonia Singhal |
2013-12-10 |
| 8261221 |
Comparing timing constraints of circuits |
Sonia Singhal, Loa Mize |
2012-09-04 |
| 7823098 |
Method of designing a digital circuit by correlating different static timing analyzers |
Puneet Gupta, Paul J. Donehue, Andrew B. Kahng |
2010-10-26 |
| 7418684 |
Systems, methods, and apparatus to perform static timing analysis and optimization for multi-mode clock circuit networks |
Harish Kriplani |
2008-08-26 |
| 7356451 |
Assertion handling for timing model extraction |
Harish Kriplani, Krishna Belkhale |
2008-04-08 |
| 6928630 |
Timing model extraction by timing graph reduction |
Harish Kriplani, Krishna Belkhale |
2005-08-09 |