Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems, methods, and apparatus to perform static timing analysis and optimization for multi-mode clock circuit networks

Systems, methods, and apparatus to perform static timing analysis and optimization for multi-mode clock circuit networks

US Patent 7418684 · Granted Aug 26, 2008

Estimated economic value: $5,262,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compiler and recommendation engine for multi-condition workflow configuration2025
Timing-aware surgical optimization for engineering change order in chip design2024
Automatic reduction of modes of electronic circuits for timing analysis2014
Methods and apparatus for performing statistical static timing analysis2014
Automatic generation of merged mode constraints for electronic circuits2014
Automatic verification of merged mode constraints for electronic circuits2013
Method and an apparatus to perform statistical static timing analysis2013
Comparing timing constraints of circuits2012
Method of designing a digital circuit by correlating different static timing ana2010
Systems, methods, and apparatus to perform statistical static timing analysis2009
Assertion handling for timing model extraction2008
Assertion handling for timing model extraction2008