Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic verification of merged mode constraints for electronic circuits

Automatic verification of merged mode constraints for electronic circuits

US Patent 8607186 · Granted Dec 10, 2013

Estimated economic value: $10,726,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Performing timing constraint equivalence checking on circuit designs2025
Static timing analysis of multi-die three-dimensional integrated circuits2025
Timing-aware surgical optimization for engineering change order in chip design2024
Look-ahead timing prediction for multi-instance module (MIM) engineering change 2019
Simplifying modes of an electronic circuit by reducing constraints2016
Determining a design attribute by estimation and by calibration of estimated val2014
Automatic reduction of modes of electronic circuits for timing analysis2014
Automatic reduction of modes of electronic circuits for timing analysis2014
Automatic generation of merged mode constraints for electronic circuits2014
Automatic generation of merged mode constraints for electronic circuits2014
Automatic generation of merged mode constraints for electronic circuits2014
Determining a design attribute by estimation and by calibration of estimated val2013