| 12284807 |
Three-dimensional memory device with separated contact regions |
Hiroyuki Ogawa, Hardwell Chibvongodze, Zhixin Cui |
2025-04-22 |
| 11889694 |
Three-dimensional memory device with separated contact regions and methods for forming the same |
Hardwell Chibvongodze, Zhixin Cui, Hiroyuki Ogawa |
2024-01-30 |
| 11551768 |
Read and verify methodology and structure to counter gate SiO2 dependence of non-volatile memory cells |
Akira Okada |
2023-01-10 |
| 11361816 |
Memory block with separately driven source regions to improve performance |
Zhixin Cui, Hardwell Chibvongodze |
2022-06-14 |
| 11335671 |
Stacked die assembly including double-sided inter-die bonding connections and methods of forming the same |
Hardwell Chibvongodze, Zhixin Cui |
2022-05-17 |
| 11069410 |
Three-dimensional NOR-NAND combination memory device and method of making the same |
Zhixin Cui, Hardwell Chibvongodze |
2021-07-20 |
| 11049580 |
Modulation of programming voltage during cycling |
Ken Oowada |
2021-06-29 |
| 11004525 |
Modulation of programming voltage during cycling |
Ken Oowada |
2021-05-11 |
| 10978152 |
Adaptive VPASS for 3D flash memory with pair string structure |
Hardwell Chibvongodze, Ken Oowada |
2021-04-13 |
| 10971231 |
Adaptive VPASS for 3D flash memory with pair string structure |
Hardwell Chibvongodze, Ken Oowada |
2021-04-06 |
| 10373697 |
Programming dummy memory cells in erase operation to reduce threshold voltage downshift for select gate transistors |
Chun-Hung Lai, Ching-Huang Lu, Shih-Chung Lee |
2019-08-06 |