Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interconnect circuits at three dimensional (3-D) bonding interfaces of a processor array

Interconnect circuits at three dimensional (3-D) bonding interfaces of a processor array

US Patent 9940302 · Granted Apr 10, 2018

Estimated economic value: $2,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical parallelism in a network of distributed neural network cores2025
Hierarchical parallelism in a network of distributed neural network cores2025
Hierarchical parallelism in a network of distributed neural network cores2025
Hierarchical parallelism in a network of distributed neural network cores2025
Compressed weight distribution in networks of neural processors2025
Compressed weight distribution in networks of neural processors2025
Compressed weight distribution in networks of neural processors2025
Compressed weight distribution in networks of neural processors2025
Detection of malicious encryption based on machine learning2025
Multi-agent instruction execution engine for neural inference processing2025
Multi-agent instruction execution engine for neural inference processing2025
Multi-agent instruction execution engine for neural inference processing2025