Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Manufacturing of self aligned interconnection elements for 3D integrated circuits

Manufacturing of self aligned interconnection elements for 3D integrated circuits

US Patent 9761583 · Granted Sep 12, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Architecture with stacked N and P transistors with a channel structure formed of2025
Method for manufacturing a microelectronic device2023
Architecture of N and P transistors superposed with canal structure formed of na2021
Internal via with improved contact for upper semi-conductor layer of a 3D circui2021
Computer implemented method for determining intrinsic parameter in a stacked nan2021
Photosensitive detector with self-aligned 3D junction and gate2020
Integrated circuit having a plurality of active layers and method of fabricating2019
Front-illuminated photosensitive logic cell2019
Semiconductor and metal alloy interconnections for a 3D circuit2019
Method for fabricating an improved field effect device2018
Method of fabrication of a FET transistor having an overlapped gate2018
Method for fabricating auto-aligned interconnection elements for a 3D integrated2018