Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture with stacked N and P transistors with a channel structure formed of nanowires

Architecture with stacked N and P transistors with a channel structure formed of nanowires

US Patent 12237330 · Granted Feb 25, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing a transistor with a gate-all-around structure2025
Microelectronic device with two field-effect transistors2025
Contacts for highly scaled transistors2025
Three-dimensional structure of memories for in-memory computing2025
Devices having a semiconductor material that is semimetal in bulk and methods of2024
Method of forming transistor2024
Contacts for highly scaled transistors2024
Contacts for highly scaled transistors2024
Device comprising wrap-gate transistors and method of manufacturing such a devic2024
Integrated electronic device comprising a coil and method for manufacturing such2024
Silicon and silicon germanium nanowire formation2023
Contacts for highly scaled transistors2023