Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabrication of a FET transistor having an overlapped gate

Method of fabrication of a FET transistor having an overlapped gate

US Patent 10121707 · Granted Nov 6, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing a microelectronic device2023
Internal via with improved contact for upper semi-conductor layer of a 3D circui2021
Method for producing a substrate by spraying particles onto a compact film of so2019
Device with deformable shell including an internal piezoelectric circuit2019
Integrated circuit having a plurality of active layers and method of fabricating2019
Device with deformable shell including an internal piezoelectric circuit2019
Semiconductor and metal alloy interconnections for a 3D circuit2019
Graphene interposer and method of manufacturing such an interposer2018
Method for fabricating auto-aligned interconnection elements for a 3D integrated2018
Method for fabricating auto-aligned interconnection elements for a 3D integrated2018
Device with transistors distributed over several superimposed levels integrating2018
SOI integrated circuit equipped with a device for protecting against electrostat2018