Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Internal via with improved contact for upper semi-conductor layer of a 3D circuit

Internal via with improved contact for upper semi-conductor layer of a 3D circuit

US Patent 10930562 · Granted Feb 23, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quantum device and method for producing the same2025
Quantum device and method for producing the same2025
Method for making an electronic device with superconductor qubit(s) including at2025
Method for producing a superconducting vanadium silicide on a silicon layer2025
Device comprising spacers including a localised airgap and associated manufactur2025
Josephson transistor2025
Device comprising electrostatic control gates distributed on two opposite faces 2025
Device with two superposed electrostatic control gate levels2025
Integrated structure with bifunctional routing and assembly comprising such a st2025
Method of making a quantum device2024
Method of making a quantum device2024
Method of manufacturing microelectronic components2024