Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer implemented method for determining intrinsic parameter in a stacked nanowires MOSFET

Computer implemented method for determining intrinsic parameter in a stacked nanowires MOSFET

US Patent 10914703 · Granted Feb 9, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronic device with two field-effect transistors2025
Concentration estimation method2023
Method of fabricating a field effect transistor2022
Photosensitive detector with self-aligned 3D junction and gate2020
Method for programming a one-transistor DRAM memory cell and memory device2020
Method for producing on the same transistors substrate having different characte2019
Front-illuminated photosensitive logic cell2019
CMOS photonic inverter2017
Manufacturing of self aligned interconnection elements for 3D integrated circuit2017
Computer implemented method for calculating a charge density at a gate interface2016
Computer implemented method for calculating a charge density at a gate interface2016
Computer implemented method for calculating a charge density at a gate interface2016