Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flip-flop with reduced retention voltage

Flip-flop with reduced retention voltage

US Patent 9673786 · Granted Jun 6, 2017

Estimated economic value: $5,960,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid flop tray including different fin size flip-flops2025
Performing multiple bit computation and convolution in memory2025
Integrated power management cells for gate all around technologies2025
Systems and methods for adaptive power multiplexing2025
Acceleration of in-memory-compute arrays2025
Merged power delivery2024
Clock gating circuit and method of operating the same2024
Low hold multi-bit flip-flop2024
Clock gating circuit and method of operating the same2024
Performing multiple bit computation and convolution in memory2024
Configurable MAC for neural network applications2023
Acceleration of in-memory-compute arrays2023