Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single thread cache miss rate estimation

Single thread cache miss rate estimation

US Patent 9619385 · Granted Apr 11, 2017

Estimated economic value: $2,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using an ensemble of data transformers to encode data before zero-value compress2025
Managing power for serverless computing2025
Controlling speculative actions based on a hit/miss predictor2025
Detecting and mitigating false structure sharing within a cache line2025
Stickification using anywhere padding to accelerate data manipulation2025
Padding input data for artificial intelligence accelerators2025
Controlling storage accesses for merge operations2025
Controlling storage accesses for merge operations2025
Branch prediction using speculative indexing and intraline count2025
Branch prediction using speculative indexing and intraline count2025
Instruction execution scheduling using a hit/miss predictor2025
Location-aware protection system of latches (LAPS-L)2025