Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dummy gate placement methodology to enhance integrated circuit performance

Dummy gate placement methodology to enhance integrated circuit performance

US Patent 9496142 · Granted Nov 15, 2016

Estimated economic value: $11,505,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor device, ternary inverter device including same, and manufacturing met2025
Poly gate extension design methodology to improve CMOS performance in dual stres2022
Three-dimensional (3D), vertically-integrated field-effect transistors (FETs) fo2020
Poly gate extension design methodology to improve CMOS performance in dual stres2020
Dual pocket approach in PFETs with embedded SI-GE source/drain2020
Reducing or avoiding mechanical stress in static random access memory (SRAM) str2019
FinFET with reduced series total resistance2019
Poly gate extension design methodology to improve CMOS performance in dual stres2018
Field-effect transistor (FET) devices employing adjacent asymmetric active gate 2018
Embedded SiGe process for multi-threshold PMOS transistors2018
Method to form silicide and contact at embedded epitaxial facet2018
Method to form silicide and contact at embedded epitaxial facet2018