Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual pocket approach in PFETs with embedded SI-GE source/drain

Dual pocket approach in PFETs with embedded SI-GE source/drain

US Patent 10559469 · Granted Feb 11, 2020

Estimated economic value: $30,318,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor device, ternary inverter device including same, and manufacturing met2025
Poly gate extension design methodology to improve CMOS performance in dual stres2022
Poly gate extension design methodology to improve CMOS performance in dual stres2020
Poly gate extension design methodology to improve CMOS performance in dual stres2018
Embedded SiGe process for multi-threshold PMOS transistors2018
Method to form silicide and contact at embedded epitaxial facet2018
Dummy gate placement methodology to enhance integrated circuit performance2018
Method to form silicide and contact at embedded epitaxial facet2017
Optimized layout for relaxed and strained liner in single stress liner technolog2017
Poly gate extension design methodology to improve CMOS performance in dual stres2017
Method to form silicide and contact at embedded epitaxial facet2016
Dummy gate placement methodology to enhance integrated circuit performance2016