Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized layout for relaxed and strained liner in single stress liner technology

Optimized layout for relaxed and strained liner in single stress liner technology

US Patent 9735159 · Granted Aug 15, 2017

Estimated economic value: $14,729,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor device, ternary inverter device including same, and manufacturing met2025
Poly gate extension design methodology to improve CMOS performance in dual stres2022
Poly gate extension design methodology to improve CMOS performance in dual stres2020
Dual pocket approach in PFETs with embedded SI-GE source/drain2020
Poly gate extension design methodology to improve CMOS performance in dual stres2018
Transistor with quantum point contact2018
Methods and apparatus for artificial exciton in CMOS processes2018
Embedded SiGe process for multi-threshold PMOS transistors2018
Method to form silicide and contact at embedded epitaxial facet2018
Integrated circuit with dual stress liner boundary2018
Dummy gate placement methodology to enhance integrated circuit performance2018
Method to form silicide and contact at embedded epitaxial facet2017