Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded SiGe process for multi-threshold PMOS transistors

Embedded SiGe process for multi-threshold PMOS transistors

US Patent 10026837 · Granted Jul 17, 2018

Estimated economic value: $21,837,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor device, ternary inverter device including same, and manufacturing met2025
NPN heterojunction bipolar transistor in CMOS flow2022
Poly gate extension design methodology to improve CMOS performance in dual stres2022
Low temperature sub-nanometer periodic stack dielectrics2021
Poly gate extension design methodology to improve CMOS performance in dual stres2020
Dual pocket approach in PFETs with embedded SI-GE source/drain2020
Poly gate extension design methodology to improve CMOS performance in dual stres2018
Method to form silicide and contact at embedded epitaxial facet2018
Dummy gate placement methodology to enhance integrated circuit performance2018
Method to form silicide and contact at embedded epitaxial facet2017
Devices having inhomogeneous silicide schottky barrier contacts2017
Optimized layout for relaxed and strained liner in single stress liner technolog2017