Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Poly gate extension design methodology to improve CMOS performance in dual stress liner process flow

Poly gate extension design methodology to improve CMOS performance in dual stress liner process flow

US Patent 10134643 · Granted Nov 20, 2018

Estimated economic value: $20,577,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor device, ternary inverter device including same, and manufacturing met2025
IC with matched thin film resistors2022
Poly gate extension design methodology to improve CMOS performance in dual stres2022
Poly gate extension design methodology to improve CMOS performance in dual stres2022
Poly gate extension design methodology to improve CMOS performance in dual stres2020
Poly gate extension design methodology to improve CMOS performance in dual stres2020
Dual pocket approach in PFETs with embedded SI-GE source/drain2020
Embedded SiGe process for multi-threshold PMOS transistors2018
Method to form silicide and contact at embedded epitaxial facet2018
Dummy gate placement methodology to enhance integrated circuit performance2018
Method to form silicide and contact at embedded epitaxial facet2017
Optimized layout for relaxed and strained liner in single stress liner technolog2017