| 11522043 |
IC with matched thin film resistors |
Scott Jessen, Tae Seung Kim, Can Duan, Abbas Ali, Erich Wesley Kinder |
2022-12-06 |
| 11251093 |
Poly gate extension design methodology to improve CMOS performance in dual stress liner process flow |
Younsung Choi |
2022-02-15 |
| 10734290 |
Poly gate extension design methodology to improve CMOS performance in dual stress liner process flow |
Younsung Choi |
2020-08-04 |
| 10134643 |
Poly gate extension design methodology to improve CMOS performance in dual stress liner process flow |
Younsung Choi |
2018-11-20 |
| 9583488 |
Poly gate extension design methodology to improve CMOS performance in dual stress liner process flow |
Younsung Choi |
2017-02-28 |
| 9343332 |
Alignment to multiple layers |
Thomas J. Aton, Scott Jessen |
2016-05-17 |
| 9117775 |
Alignment to multiple layers |
Thomas J. Aton, Scott Jessen |
2015-08-25 |
| 8252609 |
Curvature reduction for semiconductor wafers |
Brian K. Kirkpatrick, Amitabh Jain |
2012-08-28 |
| 8216945 |
Wafer planarity control between pattern levels |
Brian K. Kirkpatrick, Amitabh Jain |
2012-07-10 |
| 7790525 |
Method of achieving dense-pitch interconnect patterning in integrated circuits |
James Walter Blatchford |
2010-09-07 |